






















Research of Memory Computing Processor
Katsumi Inoue
Currently, the computers we use every day are Neumann computers. This computer has high
versatility and is used in various fields. A full-scale big data society and a highly intelligent infor-
mation processing society have begun,however,semiconductor miniaturization technology known
as Moore’s Law will soon reach its limits. In view of the above background, it is necessary to solve
the biggest problem of the Neumann computer. Neumann-type computing is based on sequen-
tial processing computing using two devices:a computing device and a storage device or memory.
Therefore,the biggest problem is the bus bottleneck? the Neumann bus bottleneck?between the
computing device and the storage or memory device. Against this background, research has been
accelerated to improve information processing The addition of computing function in the memory
has been studied as in-memory computing technology. And also, the addition of a computing
function near of the memory has been studied as a near-memory computing technology. Many
of the goals of these studies are to solve the Neumann bass bottleneck. In addition, it is nec-
essary to know that it is not reasonable to make arithmetic units such as arithmetic logic units
?ALUs?and floating-point units?FPUs?, which are Central Processing Unit?CPU?or Graph-
ics Processing Unit?GPU?arithmetic units, repeatedly execute processing such as? information
detection?. This study?Memory Computing Processor?belongs to in-memory computing and
aims to fundamentally solve the problem of? information detection?. The Memory Computing
Processors are devices in which an arithmetic device and a storage or memory device are mounted
on the same semiconductor chip in order to solve the adverse effects caused by the separation
of the arithmetic device and the storage or memory device. The Memory Computing Processors
specializes only in? information detection?processing, which is difficult for CPU and GPU, In
the Memory Computing Processors,Group Array Processors?GAPs?are used in large quantities
to reduce the operating cost of computing devices to low-cost, space-saving computing units, and
to execute massively parallel computing in chips enables high-speed, power-saving processing. In
addition, memory computing processors eliminate the need for? information discovery?indexes
and metadata, simplifying information processing and reducing expertise. ? Detection of infor-
mation?by the memory computing processor is quick, and has the effect of saving power and
simplifying information processing. In the future, information processing will be mainly divided
between CPU and GPU, which are conventional processors, and in-memory computing processors
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1. ???????????????Near Memory Computing?:?????????????
?????????????????????????????????????????
???





























































???????? SRAM?Static Random Access Memory??????? 128???? 256??
??NAND?NOR?XOR???????????????????????????????
????????????????????X-SRAM?????????????????128
?????? 256???????????????ECB????Electronic CodeBook mode??
??????? 74.7%??? 74.6%????????????????????????





??????????????Inception v3????????????????CPU (Xeon E5)
? 7.7?????????GPU?Titan Xp?? 18.3?????????????????Neural

























































































































































































? 2.3: ???????????? 1??????????????
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• ???? 1: 1???????????? 1????????????????X ? 4??
???????1???????REG???????????
• ???? 2: ?????????1????????????X? 3????????1??
?????REG?????????????????????????1????????
???????????
• ???? 3: ??????????????X? 8??????




18 ? 2? ???????????
• ???? 5: ???????????????????1????????X? 3?????
???????XOR?????????????1????????????
• ???? 6: ????X? 3???????1????????????????1????
???????????






































































































































? 2.2: BIC32K16????? FPGA?????









????? Hadware Power(W)? Througput(MB/s)
Ref.[107] 20,000 cores per 95,900 510
????? 834 Intel CPUs
Ref.[108] 1,344 cores per ? 170 0.45
????? 1 NVIDIA GPU ??
??BIC32K16(IS2) Intel Arria V 18.2 1.44











































































?????? 80?????? 40????? 10?????????????????????1




























































???????? 7????128????? 8????256cm???? 8????256kg???? 1
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??????? 0?? 0???? 1?? 0????????????1???????????? 0?
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m???????????????????????
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????FIC?Frequent Item Counter?IP?? (Intellectual Property Core) ?????????
?????????????????????????????? FIC???????????
????????FIC??????????? FIC IP???DMA?Direct Memory Access??









































????? I??? 1????????????????????8? 256??????????
???3???????????????
? 1????????????? 2?????????????????????A0?A¯0?A1?
??? A¯1?? (A0 AND A1), (A0 AND A¯1), (A¯0 AND A1)???? (A¯0 AND A¯1)??????
????????






??????????? 6???????????6???? sum-result? 0?31????????















Design [74] (2010) [75] (2011)
Approach Approximation
Method Pipelined model






of output 32 64 128 64 128 256 512 1,024
results
LUT 8,720 16,887 32,023 16,846 34,108 71,302 135,424 269,285
Register 8,312 6,880 12,033 5,377 10,529 20,804 41,441 82,657
Slide N/A 69,433
FMax
Origin: 80 110 115 105 110 95







Scaled: 185.33 140.28 133.90 121.15











Arria V SoC (28nm)
(65nm)





of output 256 256 64 128 256 512 1,024
results
LUT 62,260 N/A
ALUT N/A 51,094 10,312 19,246 36,692 64,709 83,709




ALM 45,258 7,202 13,436 25,990 47,055 80,975
FMax
Origin: 80











































































































































• E0????????????????? (x=0, y=0)????
• E1???????? E0?? (x=−2, y=4)?????????
• E2???????? E0?? (x=3, y=2)?????????
• E3???????? E0?? (x=−5, y=−4)?????????
































































? (R=0)? (G=0)? (B=0)???????????????????????????????
(R = 0)? (G = 0)? (B = 0)= (R = 0)? (G = 0)? (B = 0)=
(R=1?255)? (G=1?255)? (B=1?255) ???????????????
????(R=100?110)? (G=100?110)? (B=100?110)??????????
(R=0?99? 111?255)? (G=0?99? 111?255)? (B=0?99? 111?255)?????????
?????????????R?????????
(R=0?99)? (G=0?255)? (B=0?255)? (R=111?255)? (G=0?255)? (B=0?255)
G?????????
(R=0?255)? (G=0?99)? (B=0?255)? (R=0?255)? (G=111?255)? (B=0?255)
B?????????
(R=0?255)? (G=0?255)? (B=0?99)? (R=0?255)? (G=0?255)? (B=111?255)
???????RGB???
?(R=0?99)? (G=0?255)? (B=0?255)? (R=111?255)? (G=0?255)? (B=0?255)??
?(R=0?255)? (G=0?99)? (B=0?255)? (R=0?255)? (G=111?255)? (B=0?255)??










































































52 ? 4? ?????????
? 4.6: ????????????????????
4.3. ??????????????????? 53
? 4.7: ???????????????? 1???









































? 4.8: ???????????????? 2???
56 ? 4? ?????????
? 4.9: ??????????????? 1???
4.3. ??????????????????? 57
? 4.10: ??????????????? 2???







???? E0?????????????????????????? E1?????? x=0±2


































































































































???? 8???????????????????????????????? 246 × 205?




???? 9??????????????????????????????? 320× 212??
???? 4.16????? 9???????????????? 2??????????????
???????????????????????????????? 455?????????
????????????


















































































































68 ? 4? ?????????
???? 11???????????????????? 225× 225?????? 4.17????





???? 12????????????????????? 218× 240?????? 4.17???


























































































































































































































































































































































































































































































































































































































































































































































































































































































???????????? FG1????? FG1?????????????? FG1??E0?








???????????????? FG2? FG???????????????? AND?OR?
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• ? 1???????1?? 50????????????????????????????
??????????????????? 5????????
• ? 2????????????????????????????????????? 5?
??????????????????? FG??????????? 2????????
??????














? 4.2????????????????????????????? 128 × 64??????
?????????? 32× 32??????????????????????????????




74 ? 4? ?????????
• ??????????????????
? 4.2: FPGA???????????????????????
Refarences Ref.[109] Ref.[110]? Our Work
Object image[pixels] 128 ? 128 128 ? 128 128 ? 64
Query image[pixels] 36 ? 36 64 ? 64 32 ? 32
Logic resources 32,115 35,586? 56,492?
Memory[bits] 1,204,985 ? 456,625? 2,236,336
??DSP blocks 113 ? 113 ? 0?
Frequency[Mhz] ? 75? ? 85? ? 50?
Device ? Stratix II ? Stratix II ?Cyclon IV















• ????????:XY ? 2?????????2?4?8???????????
• ??:2?4?8??????














76 ? 4? ?????????
? 4.23?????? Pixel???????????
? 4.23: ????????
?????QVGA?? 320× 240?????? 76,800??????? 1??????????
???????????? RGB??????????????? RGB MIN/MAX?????
RGB?????????????????????? 2??????????????????
?????? FGS?Flag Shifter????????????????????????? FGS?
???????????????????????????????????????????
?????PO?Parallel Operation????????????,???????????????






? 4.25? SOP?????????????????? 4.22???? SOP?????????
???????????????????????????????????? CAD????
??????????????????????? 9mm×9mm??????.








??????????? 1??? 4.26? 5???????????????????????
??????????(E0: X=0, Y=0, E1: X=−16±0, Y=16±0, E2: X=16±0, Y=16±0, E3:
X=−16±0, Y=−16±0, E4: X=16±0, Y=−16±0)
???????????2???4.26?5?????????????????????????
??????(E0: X=0, Y=0, E1: X=−16±8, Y=16±8, E2: X=16±8, Y=16±8, E3: X=−16±8,










??????????? 1 ??????????? 2
??? ?? ??? ??? ??? ?? ??? ???
???? 0 0 0 13 ???? 0 0 0 13
E0??? 6 0 0 2 E0??? 6 0 0 2
E1??? 6 0 4 2 E1??? 6 10 2 2
E2??? 6 0 4 2 E2??? 6 10 2 2
E3??? 6 0 4 2 E3??? 6 10 2 2
E4??? 6 0 4 2 E4??? 6 10 2 2
???? 0 0 0 1 ???? 0 0 0 1
??????????? 70 ??????????? 102





























































?? ?? [104] ?? [105] ???
????CPU Intel Core i7 860 ARM Cortex-A9 Intel Core i5-3317U
?? 4?? 8???? 2?? 2?? 4????
TDP???? 95 W 1.9 ? 17 W
???????? 2.8?GHz 2.0 GHz 1.76 GHz
???? 81.676 m? 2.01 ? 22 m?
???????? Xilinx Virtex-6 FPGA Xilinx Zynq-7000 FPGA ASIC
???????? 280.004 MHz 25 MHz 33 MHz
???? 0.234 m? ? 0.43 ? 2.10 µ?


















































????????? 4??? 128?????? 4???????????? 2K????????
??????????
? 4.29: ??????????
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